Home           Contact us           FAQs           
    
     Journal Home     |     Aim & Scope    |    Author(s) Information      |     Editorial Board     |     MSP Download Statistics
    Abstract
2012 (Vol. 4, Issue: 22)
Article Information:

A Novel Nanometric Fault Tolerant Reversible Subtractor Circuit

Mozhgan Shiri, Majid Haghparast and Vahid Shahbazi
Corresponding Author:  Mozhgan Shiri 

Key words:  Fault tolerant , nanometric circuits, nanotechnology, quantum computing, reversible logic, subtractor,
Vol. 4 , (22): 4566-4571
Submitted Accepted Published
December 30, 2011 March 10, 2012 November 15, 2012
Abstract:

Reversibility plays an important role when energy efficient computations are considered. Reversible logic circuits have received significant attention in quantum computing, low power CMOS design, optical information processing and nanotechnology in the recent years. This study proposes a new fault tolerant reversible half-subtractor and a new fault tolerant reversible full-subtractor circuit with nanometric scales. Also in this paper we demonstrate how the well-known and important, PERES gate and TR gate can be synthesized from parity preserving reversible gates. All the designs have nanometric scales.
Abstract PDF HTML
  Cite this Reference:
Mozhgan Shiri, Majid Haghparast and Vahid Shahbazi, 2012. A Novel Nanometric Fault Tolerant Reversible Subtractor Circuit.  Research Journal of Applied Sciences, Engineering and Technology, 4(22): 4566-4571.
    Advertise with us
 
ISSN (Online):  2040-7467
ISSN (Print):   2040-7459
Submit Manuscript
   Current Information
   Sales & Services
Home  |  Contact us  |  About us  |  Privacy Policy
Copyright © 2015. MAXWELL Scientific Publication Corp., All rights reserved