Home           Contact us           FAQs           
     Journal Home     |     Aim & Scope    |    Author(s) Information      |     Editorial Board     |     MSP Download Statistics
2012 (Vol. 4, Issue: 22)
Article Information:

Design of High Performance Phase Locked Loop for UHF Band in 180 nm CMOS Technology

R.H. Talwekar and S.S Limaye
Corresponding Author:  R.H. Talwekar 

Key words:  Charge Pump (CP), Phase Frequency Detector (PFD), Phase Locked Loop (PLL), Voltage Controlled Oscillator (VCO), , ,
Vol. 4 , (22): 4582-4590
Submitted Accepted Published
January 05, 2012 April 20, 2012 November 15, 2012

The aim of this study was to design low phase noise 2.4 GHz ring oscillator with low power dissipation and small die area. This study presents the design of high performance PLL for UHF band. This PLL has been realized in 180 nm by Virtuoso Analog Design Environment of Cadence tool. After simulating various stages of the ring oscillators, a three-stage ring oscillator has been selected for the implementation of the PLL. A zero dead zone Phase Frequency Detector (PFD) and Charge Pump (CP) with loop filter have been designed and used in the PLL. The PLL has designed with lowest phase noise of-122.2 dBc/Hz @ 10 MHz offset frequency and figure of merit-134 dBc/Hz. The layout of complete PLL has been designed by Virtuoso LayoutXL tool of Cadence. The total area required to implement the PLL without package is (0.093 0.09783 mm) 0.0091 mm2.
Abstract PDF HTML
  Cite this Reference:
R.H. Talwekar and S.S Limaye, 2012. Design of High Performance Phase Locked Loop for UHF Band in 180 nm CMOS Technology.  Research Journal of Applied Sciences, Engineering and Technology, 4(22): 4582-4590.
    Advertise with us
ISSN (Online):  2040-7467
ISSN (Print):   2040-7459
Submit Manuscript
   Current Information
   Sales & Services
Home  |  Contact us  |  About us  |  Privacy Policy
Copyright © 2015. MAXWELL Scientific Publication Corp., All rights reserved