|
Abstract
|
Article Information:
Modified 16-b Square-root Low Power Area Efficient Carry Select Adder
R.P. Meenaakshi Sundhari and R. Anita
Corresponding Author: R.P. Meenaakshi Sundhari
Submitted: September 03, 2014
Accepted: September 20, 2014
Published: December 05, 2014 |
Abstract:
|
Due to acceptance of the portable system with fast growth of power density in the integrated circuits, the power dissipation and the performance is considered while the system is designed. The main goal of the VLSI design is to design the adders in more efficient way. By that way the Carry Select Adder (CSLA) is an adder designed, which computes n+1 bit sum of two n bit numbers. In this study Modified 16-b SQRT with Modified Area efficient CSLA is proposed. From the design of Modified Area Efficient CSLA it is experiential that there is an option of reducing the area more and consumes low power when compared with Regular CSLA. Modified Area Efficient CSLA (MA-CSLA) utilizes BEC which reduces the area more and the total gate count is also gets condensed. The proposed study makes use of a simple and well-organized gate-level alteration to considerably reduce the area and power of the CSLA. By the support of alteration 8-, 16-, 32- and 64-b, respectively Square-Root CSLA (SQRT CSLA) model have been evolved and evaluated with the regular SQRT CSLA model. This study estimates the performance of the proposed designs in terms of delay, area and power. The results analysis shows that the proposed Modified Area Efficient CSLA structure is better than the regular SQRT CSLA.
Key words: Area-efficient, Carry Select Adder (CSLA), delay, modified area efficient CSLA, , ,
|
|
Abstract
|
PDF
|
HTML |
|
Cite this Reference:
R.P. Meenaakshi Sundhari and R. Anita, . Modified 16-b Square-root Low Power Area Efficient Carry Select Adder. Research Journal of Applied Sciences, Engineering and Technology, (21): 2220-2226.
|
|
|
|
 |
ISSN (Online): 2040-7467
ISSN (Print): 2040-7459 |
 |
| Information |
|
|
|
|
| Sales & Services |
|
|
|
|
