Home            Contact us            FAQs
    
      Journal Home      |      Aim & Scope     |     Author(s) Information      |      Editorial Board      |      MSP Download Statistics

     Research Journal of Applied Sciences, Engineering and Technology


Implementation of High Speed Pipelined Distributed Arithmetic Based FIR Filter

1P.L. Joseph Raj and 2T. Vigneswaran
1Sathyabama University
2VIT University, Chennai, TN, India
Research Journal of Applied Sciences, Engineering and Technology  2015  12:1404-1409
http://dx.doi.org/10.19026/rjaset.11.2247  |  © The Author(s) 2015
Received: June ‎24, ‎2015  |  Accepted: August ‎2, ‎2015  |  Published: December 25, 2015

Abstract

In the explosive growth of wireless and networking applications, Digital Signal Processing (DSP) operations are extensively used for characterizing and controlling the discrete input signals. For those DSP operations, Finite Impulse Response (FIR) filter is used to filter the unwanted/noise/distorted signals from the discrete input signals. In this study, design of Pipelined Distributed Arithmetic (DA) based FIR filter is implemented through Very Large Scale Integration (VLSI) System design environment for variable word lengths. In general, Multiplication and Accumulation (MAC) unit is the heart of any digital signal processor. But MAC architectures utilize more hardware resources and consume large delay and power. In order to overcome this problem, multiplier-less architecture known as distributed arithmetic multiplication is designed in our work. In this study, we introduce Pipelined DA based FIR filter with the help of Pipelining Registers. To reduce the memory size of DA based multiplication, Look-up Tables (LUTs) are partitioned by using Offset Binary Coding (OBC) technique. Hence speed and power consumption of Pipelined DA based FIR filtering operation is improved than traditional DA based FIR filtering operation, for increasing word length inputs.

Keywords:

Distributed Arithmetic (DA) multiplier, Finite Impulse Response (FIR) filter, Multiplication and Accumulation (MAC) unit, Offset Binary Coding (OBC), Pipelined DA based FIR filter, Very Large Scale Integration (VLSI),


References


Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.

ISSN (Online):  2040-7467
ISSN (Print):   2040-7459
Submit Manuscript
   Information
   Sales & Services
Home   |  Contact us   |  About us   |  Privacy Policy
Copyright © 2024. MAXWELL Scientific Publication Corp., All rights reserved