Abstract

Improvements of wireless digital communication application have large demands on Signal Processing operations. Frequency transformation techniques are recognized as high potential in the field of digital communication. In this study, a new pipelined based Fast Fourier Transformation (FFT) architecture is designed for performing frequency transformation techniques. Delay Feedback (DF) and Delay Commutator (DC) based structures are widely used to perform frequency transformation techniques. A new architecture called “Single path Delay Commutator (SDC)” is introduced in this study to estimate the frequency representation of discrete time input samples. Further, Single path Delay Feedback (SDF) structures are utilized in the final stage of SDC architecture for obtaining response in bit reversing order. Proposed new architecture is named as “Radix-2 Mixed SDC-SDF FFT” To increase the processing speed of FFT architectures, pipelining techniques is introduced in the proposed Mixed SDC-SDF FFT architecture. Hence, the proposed new architecture named as “Pipelined Radix-2 Mixed SDC-SDF FFT”. The performance evaluation of proposed architecture is determined through Very Large Scale Integration (VLSI) System design environment. Less area utilization, low power consumption and high speed are the main concerns in VLSI System design environment. Hence, the aim of proposed new architecture is to reduce the hardware architecture, power consumption and increasing both speed and throughput of the system. Proposed new Pipelined Radix-2 Mixed SDC-SDF FFT architecture offers 17.6% reduction of Slices, 21.65% reduction of LUTs, 45.92% reduction of maximum combinational delay and 24.22% reduction of power consumption than best existing Radix-2 SDF FFT structure.

Keywords:

Fast Fourier Transformation (FFT), Inverse Fast Fourier Transformation (IFFT), Multi-path Delay Commutator (MDC), Single path Delay Commutator (SDC), Single path Delay Commutator-Single path Delay Feedback (SDC-SDF) FFT, Single-path Delay Feedback (SDF) FFT, Very Large Scale Integration (VLSI) system,

References

1. Arunachalam, V. and A.N.J. Raj, 2014. Efficient VLSI implementation of FFT for orthogonal frequency division multiplexing applications. IET Circ. Device Syst., 8(6): 526-531.
   CrossRef    
2. Chen, S.G., S.J. Huang, M. Garrido and S.J. Jou, 2014. Continuous-flow parallel bit-reversal circuit for MDF and MDC FFT architectures. IEEE T. Circuits-I, 61(10): 2869-2877.
   
3. Cortés, A., I. Vélez and J.F. Sevillano, 2009. Radix rk FFTs: Matricial representation and SDC/SDF pipeline implementation. IEEE T. Signal Proces., 57(7): 2824-2839.
   
4. Garrido, M., J. Grajal, M.A. Sánchez and O. Gustafsson, 2013. Pipelined radix-2k feedforward FFT architectures. IEEE T. VLSI Syst., 21(1): 23-32.
   CrossRef    
5. Joshi, S.M., 2015. FFT architectures: A review. Int. J. Comput. Appl., 116(7): 33-36.
   
6. Nair, S.S., 2015. FPGA implementation of reconfigurable FFT architecture. Int. J. Adv. Res. Trends Eng. Technol., 2(6): 114-120.
   
7. Salehi, S.A., R. Amirfattahi and K.K. Parhi, 2013. Pipelined architectures for real-valued FFT and hermitian-symmetric IFFT with real datapaths. IEEE T. Circuits-II, 60(8): 507-511.
   
8. Sharad, S. and K. Jyoti, 2015. Comparison of pipelined FFT architectures. Int. J. Technol. Res. Eng., 2(11): 2587-2590.
   
9. Wang, Y., Y. Tang, Y. Jiang, J.G. Chung, S.S. Song and M.S. Lim, 2007. Novel memory reference reduction methods for FFT implementations on DSP processors. IEEE T. Signal Proces., 55(5): 2338-2349.
   
10. Wang, Z., X. Liu, B. He and F. Yu, 2015. A combined SDC-SDF architecture for normal I/O pipelined Radix-2 FFT. IEEE T. VLSI Syst., 23(5): 973-977.
    CrossRef    
11. Yang, S.W. and J.Y. Lee, 2014. Constant twiddle factor multiplier sharing in multipath delay feedback parallel pipelined FFT processors. Electron. Lett., 50(15): 1050-1052.
    CrossRef    
12. You, J. and S.S. Wong, 1993. Serial-parallel FFT array processor. IEEE T. Signal Proces., 41(3): 1472-1476.
    

Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.