Home            Contact us            FAQs
    
      Journal Home      |      Aim & Scope     |     Author(s) Information      |      Editorial Board      |      MSP Download Statistics

     Research Journal of Applied Sciences, Engineering and Technology


Digital Decimation Filter of ADSL: Design and Implementation

Hassan Fathabadi
Azad University (Ezeh Branch), Khozestan Iran
Research Journal of Applied Sciences, Engineering and Technology  2014  3:559-564
http://dx.doi.org/10.19026/rjaset.7.290  |  © The Author(s) 2014
Received: November 10, 2012  |  Accepted: January 07, 2013  |  Published: January 20, 2014

Abstract

In this study four proposed structures for the digital decimation filter which is used in ∑∆A/D converters of Asymmetrical Digital Subscriber Line (ADSL) are presented. Single multi rate (Finite Impulse Response) FIR, single multi rate (Infinite Impulse Response) IIR, three stages comb-FIR-FIR and comb-IIR-FIR are the four proposed structures. The hardware minimization is considered for each structure. The simulation results and the implementation of each structure are presented. Finally, a comparison between the four proposed structures is done to choose the best proposed structure based on the hardware cost.

Keywords:

FIR filter, IIR filter, multi rate filter,


References

  1. Aboushady, H., Y. Dumonteix, M.M. Louerat and H. Mehrez, 2001. Efficient polyphase decomposition of comb decimation filters in S▵ analog-to-digital converters. IEEE Trans. Circ. Syst. II: Anal. Digit. Signal Process., 48(10): 898-903.
    CrossRef    
  2. Abed, K.H., V. Venugopal and S.B. Nerurkar, 2005. High speed digital filter design using minimal signed digit representation. Proceeding of IEEE South East Conference, pp: 105-110.
    CrossRef    
  3. Barrak, R., R.A. Ghazel and F. Ghannouchi, 2007. Discrete-time decimation filter design for multistandard RF sub-sampling receiver. Proceeding of 14th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp: 1396-1399.
    CrossRef    
  4. Bourdopoulos, G.I., A. Pnevmatikakis, V. Anastassopoulos and T.L. Deliyannis, 2006. Delta Sigma Modulators, Modeling, Design and Simulation. Imperial College Press, London.
  5. Brambilla, M. and D. Guidi, 2005. High Speed FIR filter for digital decimation. Proceeding of ICET, pp: 21-26.
  6. Ciric, M. and V. Radonjic, 2011. Realization of multistage FIR digital filters using pipelining interleaving. Proceeding of 19th International Conference on Telecommunications Forum (TELFOR), pp: 758-761.
    CrossRef    
  7. Crochirer, R.E. and L.R. Rabiner, 1983. Multirate Digital Signal Processing. Prentice-Hall, Englewood Cliffs, NJ, USA.
  8. Dong, S. and Y. Ya, 2011. Design of linear phase FIR filters with high probability of achieving minimum number of adders. IEEE Trans. Circ. Syst. I: Regul. Papers, 58(1): 126-136.
    CrossRef    
  9. Hauser, M.W., 1991. Principles of oversampling A/D conversion. J. Audio Eng. Soc., 3: 3-26.
  10. Hongzhi, S., W. Jie, M. Yichao, K. Yang and J. Zhang, 2009. A FPGA-based 7-order 1-bit sigma-delta modulator for high-precision signal generation. Proceeding of International Conference on Electronic Measurement and Instruments (ICEMI), 4: 160-164.
    CrossRef    
  11. Johansson, H. and L. Wanhammar, 1999. High-speed recursive filter structures composed of identical all-pass subfilters for interpolation, decimation and QMF banks with perfect magnitude reconstruction. IEEE Trans. Circ. Syst. II: Anal. Digit. Signal Process., 46(1): 16-28.
    CrossRef    
  12. Maity, S. and H.S. Das, 2012. FPGA based hardware efficient digital decimation filter for ADC. Int. J. Soft Comp. Eng., 1(6): 129-133.
  13. Shahana, T.K., B.R. Jose, R.K. James, K.P. Jacob and S. Sasi, 2008. RNS based programmable multi-Mode decimation filter for WCDMA and WiMAX. Proceeding of IEEE Vehicular Technology Conference (VTC), pp: 1831-1835.
  14. Soo-Chang, P., P. Jong-Jy, H. Yun-Da and C. Cheng-Han, 2012. Improved methods for the design of variable fractional-delay IIR digital filters. IEEE Trans. Circ. Syst. I: Regul. Papers, 46(5): 989-1000.
  15. Tseng, C.C. and S.L. Lee, 2008a. Design of digital differentiator using difference formula and Richardson extrapolation. IET Proc. Signal Process., 2(2): 177-188.
    CrossRef    
  16. Tseng, C.C. and S.L. Lee, 2008b. Digital IIR integrator design using Richardson extrapolation and fractional delay. IEEE Trans. Circ. Syst. I: Regul. Papers, 55(8): 2300-2309.
    CrossRef    

Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.

ISSN (Online):  2040-7467
ISSN (Print):   2040-7459
Submit Manuscript
   Information
   Sales & Services
Home   |  Contact us   |  About us   |  Privacy Policy
Copyright © 2024. MAXWELL Scientific Publication Corp., All rights reserved