Abstract

This study is a comprehensive report on performance analyses of Round Robin and matrix arbitrations to enhance the reliability of on-chip networks. Arbiter is used in Network-on-Chip (NoC) router when number of input ports requested is the same as output ports. If many inputs are requested for same output port, the matrix arbiter deals it by forming a 5×5 matrix based on input and output ports. Next, it allots the priority to the requested input ports and simultaneously generates a control signal for selecting the input port to send the packet to output port. The Robin arbiter generates the grant signal on the basis of priority allotted to the input ports. The simulation results of arbitration analysis shows that the router design of front end model consumes less power by 8% and occupies smaller area by 3% on chip. The area on chip is around 64% of available area using Round Robin arbitration compare to that of matrix arbitration. This study also implements hamming distance in order to check the error free data transmission of the NoC router.

Keywords:

Arbiter , hamming code, matrix arbiter , network-on-chip , round robin arbiter , router,

References

1. Dally, W.J. and B. Towles, 2001. Route packets, not wires: On-chip- interconnection networks. Proceeding of Design Automation Conference, pp: 684-689.
   CrossRef    
2. Kale, A.S. and M.A. Gaikwad, 2011. Design and analysis of on-chip router for network on chip. Int. J. Comput. Trends Technol., 2(1).
   
3. Si, Q.Z. and Y. Mei, 2007. Algorithm-hardware code sign of fast parallel round-robin arbiters. IEEE T. Parall. Distr., 18(1).
   
4. Suyog, K.D. and M.A. Gaikwad, 2012. Design and analysis of matrix arbiter for NOC architecture. Int. J. Adv. Res. Comput. Sci. Electr. Eng., 1(5).
   
5. Yen-Lung, L., M.J. Jer and C. Yen-Yu, 2009. A high-speed and decentralized arbiter design for NOC [J]. Proceeding of the IEEE/ACS International Conference on Computer Systems and Applications (AICCSA, 2009), pp: 350-353.
   
6. Zheng, S.Q., Y. Mei, J. Blanton, P. Golla and D. Verchere, 2002. A simple and fast parallel round-robin arbiter for high-speed switch control and scheduling. Proceeding of the 45th Midwest Symposium on Circuits and Systems (MWSCAS-2002), 2: II-671-II-674.
   CrossRef    
7. Zhizhou, F. and L. Xiang, 2010. The design and implementation of arbiters for network-on-chips. Proceeding of the 2nd International Conference on Industrial and Information Systems.
   CrossRef    

Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.