Research Article

PRINCE IP-core on Field Programmable Gate Arrays (FPGA)

Yasir Amer Abbas, Razali Jidin, Norziana Jamil, Muhammad Reza Z’aba and Mohd Ezanee Rusli
1 Center for Automation and Embedded Computing Systems (CAECS), College of Engineering, Universiti Tenaga Nasional, Selangor, Malaysia
2 College of Engineering, Diyala University, Baquba, Diyala, Iraq
3 MIMOS Berhad, Kuala Lumpur, Malaysia

Abstract: This study presents a high execution-speed and low-resource hardware IP-Core of PRINCE light weight block cipher on a Field Programmable Gate Arrays (FPGA). The new FPGA IP-core is to speed-up the performance of PRINCE, superseding software implementation that is typically slow and inefficient. The design of this IP core is based on concurrent concept in encrypting blocks of 64 bits data, in that each block is executed within one clock cycle, resulting in high throughput and low latency. Though this IP core encrypts data at high speed processing, it consumes relatively low power. The hardware design can allow encryption, decryption and key schedule to utilize identical hardware components, in order to reduce further the FPGA resources. This efficient PRINCE hardware architecture has been coded using Very High speed integrated circuit Hardware Description Language (VHDL). Also, a bus interface has been included as part of PRINCE IP core to allow it to communicate with an on-chip microprocessor. The IP core has been successfully synthesized, mapped, simulated and tested on an FPGA evaluation board. The test program that has been written in “C” to evaluate this IP-Core on a Virtex-403 FPGA board yields an encryption throughput of 2.03 Gbps or resource efficiency of 2.126 Mbps/slice.

Keywords: Block cipher, FPGA, IP-core, PRINCE, VHDL

INTRODUCTION

The emerging technology these days are in the forms of small or miniature devices, such as contactless smart cards, radio-frequency identification and sensor nodes, previously performed by bulky size of machines or devices. However, these devices come with several limitations such as low processing capability, small memory space availability and battery operated, thus shorter lifetime. These devices are referred to as resource constrained devices. In some information processing applications, these devices also perform cryptographic processing to protect data confidentiality (Deshpande et al., 2009).

The most widely used cryptographic algorithm is the Advanced Encryption Standard (AES) (Rouvroy et al., 2004; Daernen and Rijmen, 2002). The implementation of AES in information processing applications often appears in software form since most of the cipher’s components can be implemented using lookup tables which are efficient in software. In order to further improve the speed of the cipher, it can be implemented on FPGA (Grabher et al., 2008; Guo et al., 2008; Sbeiti et al., 2009; Rolfes et al., 2008).

Despite these benefits, AES is not suitable to be implemented on resource-constrained devices such as in reconfigurable embedded system boards since it requires a large hardware footprint (Borghoff et al., 2012). Therefore, in order to provide data confidentiality for resource constrained devices, the use of lightweight block ciphers is seen as the potential solution.

Different lightweight block ciphers have been proposed with the goal of producing low hardware footprint or better performance in software (Doröz et al., 2014; Gielata et al., 2008; Standaert et al., 2007; Chodowiec and Gaj, 2003). The implementation results for a lightweight instruction set extension for bit-sliced AES software implementations was provided by (Grabher et al., 2008). Guo et al. (2008), the overall performance of a System-on-Chip (SoC) platform that uses PRESENT lightweight block cipher (Sbeiti et al., 2009), as a cryptographic co-processor has been investigated. Three different ultra-lightweight architecture of cryptographic algorithms and their stability have been presented by Rolfes et al. (2008). These designs have been implemented using ASIC. However, none of the implementation is mentioned above utilizing small area and small latency.

PRINCE is another example of a lightweight block cipher. It has been designed specifically with low latency in mind. PRINCE permits encryption of data.
within one clock cycle and a very competitive chip area compared to other known algorithms. A complete design in such algorithm needs to be implemented using innovative design choices. The number of rounds must be regular and shall produce shorter delays in hardware (Borghoff et al., 2012).

In this study, the IP-Core hardware with concurrent architectures design for PRINCE algorithm has been implemented on FPGA with XILINX Virtex-403. The FPGA Virtex-403 board exhibits high throughput of about 2.03 Gbps and low slices number of 956 for both encryption and decryption. To the best of our knowledge, this is the first time that PRINCE algorithm is implemented on an FPGA chip.

**MATERIALS**

The PRINCE algorithm: PRINCE is a 64-bit Substitution-Permutation Network (SPN) lightweight block cipher which supports a 128-bit key (Borghoff et al., 2012). The cipher has 12 rounds at its core and each round function consists of the addition of a round-dependent constant and a fixed key, sixteen 4×4 parallel S-boxes and a linear diffusion. The first half of the 128-bit secret key is used as the pre-whitening key while the second half of the key is used directly in the round functions.

To perform decryption, the key is first XORed with a fixed value and the same circuit for encryption can be re-used. The overhead of performing decryption is therefore minimized. PRINCE is the first lightweight block cipher to be optimized with respect to latency (Doröz et al., 2014). Previous proposals focus mainly on having a small footprint in hardware. Encryption using PRINCE can be performed in just one clock cycle if an unrolled implementation is deployed. To achieve this and to also keep down the area requirement, the designers select an optimal S-box and keep the number of operations in the linear diffusion part to a minimum.

The Price core encryption is depicted in Fig. 1. The components of this cipher are highlighted as follows.

**Key schedule:** The 128-bit secret key is split into two halves: \(k_0\) and \(k_1\). The first half \(k_0\) is used directly as the pre-whitening key. For post-whitening, another key denoted as \(k_0 = (k_0>>>1) \oplus (k_0>>63)\) is used, which is a slight modification of \(k_0\). Pre-and post-whitening refers to the addition of key content before and after a core cipher operation. In the case of PRINCE, the core operation is referred to as PRINCE core. The key \(k_1\) is used directly in the key addition phase of the round functions \(R\) and \(R^{-1}\).

**Round functions \(R\) and \(R^{-1}\):** The round function consists the following: an XOR with a fixed key \(k_1\), an XOR with a round-dependent constant RC, a S-Box layer S (and its inverse \(S^{-1}\)) and a linear diffusion M (and its inverse \(M^{-1}\)).

**The round-dependent constant:** The constants are defined as \(RC \oplus RC_{11+i} = \alpha\) for \(0 \leq i \leq 1\), with \(\alpha = \text{coac29b7e97c50dd}\) (in hexadecimal).

**S-box layer S (and its inverse \(S^{-1}\)):** The S-box layer uses a mapping of 4 to 4-bit, as defined in Table 1.

**Linear diffusion layer M (and its inverse \(M^{-1}\)):** The linear layer XORs three input bits to produce a single output bit. Each output bit utilizes different input bits. It is designed in such a way as to maximize diffusion.

**The middle involution:** This component is composed of the functions \(SR^{-1}\), \(M'\) and \(SR\). The functions \(SR\) and \(SR^{-1}\) are similar to the AES Shift Rows operation while \(M'\) is a linear diffusion. The middle involution can be seen as a connector for the forward and inverse round functions. This has the effect that encryption with key \(k\) is equal to the decryption with key \((k \oplus \alpha)\).

---

**Table 1:** S-box and s-box inverse layer of prince (Borghoff et al., 2012)

<table>
<thead>
<tr>
<th>X</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>S (X)</td>
<td>B</td>
<td>F</td>
<td>3</td>
<td>2</td>
<td>A</td>
<td>C</td>
<td>9</td>
<td>1</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>0</td>
<td>E</td>
<td>5</td>
<td>D</td>
<td>4</td>
</tr>
<tr>
<td>X'</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
</tr>
<tr>
<td>S^{-1} (X)</td>
<td>B</td>
<td>7</td>
<td>3</td>
<td>2</td>
<td>F</td>
<td>D</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>6</td>
<td>4</td>
<td>0</td>
<td>5</td>
<td>E</td>
<td>C</td>
<td>1</td>
</tr>
</tbody>
</table>
FPGA’s embedded system design: The Xilinx Embedded Development Kit (EDK) system tool is deployed to design a complete embedded processor system for implementation on a Xilinx FPGA board. EDK is a component of Integrated Software Environment (ISE) design suite embedded and system editions. ISE is a Xilinx development system that is used to implement designs onto Xilinx programmable logic devices. The EDK consists of three main system tools. First is the Xilinx Platform Studio (XPS) system tool is used to develop embedded processor hardware. Second is the Software Development Kit (SDK), based on the Eclipse open-source framework, which is used to develop the embedded software application. The SDK is also available as a standalone program. Third is Intellectual Property (IP) cores such as processors and peripherals libraries (Xilinx EDK V14.5, 2013). Figure 2, shows the embedded design process flow relevant to our project.

The embedded system development are divided into two main part; hardware and software, the hardware development uses the XPS to implement the PRINCE algorithm, processor and other required peripheral sinter connected via processor local buses. This hardware is then transferred or loaded to the software design part, the SDK as a Microprocessor Hardware Specification (MHS) files. The SDK is utilized to create different applications for the previously loaded hardware design, that programming languages options are C and C++ language.

METHODOLOGY

The design of PRINCE algorithm using VHDL: The main goal of using the proposed PRINCE block cipher algorithm has been described in Materials Section. Therefore, this cipher is realizable for different future broad applications to meet real-time requirement. The IP-Core hardware model design has to be completed first; The PRINCE algorithm is designed and implemented on FPGA. There is difference stages to completed System-on-Chips design, start from synthesize VHDL code, map, place and route, simulation, created IP-Core and then real time execution. Figure 3, shows the top level design for the data flow overview.

Figure 4, shows the interface of the block cipher in our design. The design involves of three ports, two ports for input the plaintext 64-bit and the key 128-bit. While, the third interface port represent the cipher text 64-bit output. The total numbers of the pins that used as input/output is 256 pins; therefore large FPGA boards
logic resources. XOR 64Nbit, SNBox Layer, M layer, M constant and Key schedule. The most expensive key (\(K_1\)) XOR operation: key (\(K_1\)) schedule entity or shift operation.

not been used, instead all the components have been built by using Look-Up-Table (LUT) only. Therefore, the number of LUT is 32 slices for Virtex-403 resources.

As for the design of key schedule component with 63 shifts right operation, typically requires a long execution duration and large size area. Our approach for this key schedule is to create a custom circuit in the form of simple wiring route, with routing depending on the position of the input/output bits locations after and before the shift operation. This routing circuit requires only one slice of FPGA area of Virtex-403. Figure 5, shows the VHDL code for simple wiring route of key schedule entity or shift operation.

The concurrent model design with a short time delay, allows block cipher to encrypt the input data in all hardware components, within one clock cycle. The low area modification in our hardware architectures produces a great performance in terms of maximum frequency, throughput and occupied slices.

The PRINCE decryption unit is almost similar to encryption design. The data flow of decryption is shown in Fig. 6. The decryption unit requires the last round key in encryption unit to be the input key for the first round of decryption. These decryption keys are generated by XOR operation: key (\(K_i\)) with \(\alpha\) or \(RC_{11}\) to get the new key (\(K_i\)) that to be fed in to the decryption unit.

PRINCE IP-core: In order to test the hardware-implemented PRINCE in a real environment set-up, bus slave interface with registers and address decoding is attached to the designed PRINCE entity to form a complete IP core. The bus slave interface allows the

Virtex-403 are selected, because these boards have a big number of input/output pins as well as a large number of logic resources.

The main target of our design is low latency and low cost hardware implementation. During our model design, the lowest possible gate is investigated to get a low latency hardware component of PRINCE algorithm. PRINCE-Core consisted of many components such as: XOR 64-bit, S-Box Layer, M layer, M layer, RC constant and Key schedule. The most expensive operation is S-box layer. In this design block RAM has
PRINCE entity to receive and send data from/to microprocessor via the processor local buses. This PRINCE IP has been tested within a complete microprocessor system realized on an FPGA chip, using XILINX XPS embedded system development tool. A complete microprocessor system consists of instantiated IP cores of Micro-Blaze soft-core, Block Random Access Memory (BRAM) and RS232 Asynchronous Receiver/Transmitter (UART). A test program written in C has been used to test the IP core. The UART is being used to connect to a terminal that to display messages of test results. Figure 7, shows the microprocessor system created on XILINX FPGA to test the PRINCE IP-Core. The test program has been written to deliver messages and keys to the PRINCE IP core and to read and display the produced cipher-texts on screen of terminal.

We have adopted the following steps to develop and test the IP core. First we use the ISE tools to develop the PRINCE encryption and decryption entities. After that
Fig. 8: RTL schematic for PRINCE IP-core

Fig. 9: The architectures of micro-blaze with IP-core
simulation tools has been used to test both of these entities. Subsequently XPS has been used to instantiate a “new slave-type” IP core. Then this new slave-type IP core is added with the encryption and decryption Entities (ISE) that have been developed earlier. In the next step the IP-core with attached slave interface has been tested to verify its syntax and then synthesized into bit-stream and download onto an FPGA chip. The RTL schematic for PRINCE IP-Core with ISE is depicted in Fig. 8.

Figure 9, shows XPS with IP cores of PRINCE, Micro-Blaze, Memory and UART that are interconnected via system bus (processor local bus). Except for Micro-Blaze, each IP core has its own addresses of 32-bit of system memory map. XPS enable the whole complete microprocessor system to be synthesized and implemented to produce bit-stream that can be downloaded onto FPGA. This on-chip microprocessor design is then to be transferred to another tool called System Development Kits (SDK) to prepare for test suite. The test suite is to be written in “C” program. The steps needed within the SDK consist of hardware and software phases. Firstly the hardware design will be downloading onto the FPGA platform. The second phase is to prepare test program that can be written in C or C++. A simple C program is to assign the value of the 64-bit plaintext and the 128-bit key; therefore 6 registers with 32 bit have been used. The result produced from the cipher operation of the IP-Core requires another two 32 bits register as a ciphertext. Also the real time execution using this kind of hardware/software set-up has been performed for this design.

RESULTS AND DISCUSSION

The section is devoted to discuss the simulation results as well the real time validation. Both of the encryption and decryption functions have been coded in VHDL targeted for the XILINX Virtex-4 03 XC4VFX12 (Package FF668 with speed grade -10) FPGA. As for the synthesis and simulation tools,

Fig. 10: The simulation of PRINCE core

Fig. 11: Real-time hardware/software execution
Table 2: Performance comparison of prince, present, SEA, ICEBERG and AES FPGA implementation

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Block size</th>
<th>Device</th>
<th>Clock cycle</th>
<th>Max freq. (MHz)</th>
<th>Throughput (Mbps)</th>
<th>Total slices</th>
<th>Efficiency (Mbps/slice)</th>
<th>Power (watt)</th>
<th>Delay (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRINCE-128</td>
<td>64</td>
<td>Virtex-4FF668</td>
<td>1</td>
<td>31</td>
<td>2032</td>
<td>956</td>
<td>2.126</td>
<td>0.165</td>
<td>31.48</td>
</tr>
<tr>
<td>AES (Rouvroy et al., 2004)</td>
<td>128</td>
<td>Spartan-2XCV40-6</td>
<td>123</td>
<td>358</td>
<td>1214</td>
<td>0.290</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>AES (Gielata et al., 2008)</td>
<td>128</td>
<td>Virtex-4-4vx100-10</td>
<td>165</td>
<td>77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>AES (Chodowiec and Gaj, 2003)</td>
<td>128</td>
<td>Spartan-2XCV30-6</td>
<td>60</td>
<td>166</td>
<td>522</td>
<td>0.320</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>SEA-128 (Mace et al., 2008)</td>
<td>128</td>
<td>Virtex-2XCV4000</td>
<td>145</td>
<td>156</td>
<td>424</td>
<td>0.368</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>PRESENT-80 (Gao et al., 2008)</td>
<td>64</td>
<td>Spartan-3IEC3S500</td>
<td>271</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>ICEBERG (Standaert et al., 2007)</td>
<td>64</td>
<td>Virtex-II</td>
<td>1016</td>
<td>631</td>
<td>1.610</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>PRESENT-80 (Sheiti et al., 2009)</td>
<td>64</td>
<td>Spartan-3IEC3S400-5</td>
<td>254</td>
<td>508</td>
<td>202</td>
<td>2.510</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

We have used Xilinx ISE V14.5 WebPack and ModelSimXE P.58f.

As for test simulation test vector, 64-bit hexadecimal plaintexts (0x0000000000000000 and 0xFFFFFFFFFFFFFFFF) and 128-bit key (0x0000 ... 0000, 0xFF....000, 0x000....FFF) in addition to other texts are fed into the hardware model. The cipher text 64-bit output is produced in one clock cycle. Figure 10, shows the test vector for some inputs and outputs in simulation graph.

Figure 11, shows the real time test of PRINCE IP core with the test suite program executing on Micro-Blaze processor, with test result of encrypting data being displayed on a hyper-terminal. The hyper-terminal executes on a PC that its serial port connected to the on-chip UART, in this case has been used as display or human interface. The hyper-terminal displays test vectors with cipher-texts have been generated by the PRINCE IP core as device on test.

The hardware IP-Core design of encryption and decryption model has low power consumption since it is of a small area design; the number of occupied slices used with Virtex-403 is 956 slices. The total power for proposed design is 0.160 Watts. Figure 12, shows the power results using X-Power analysis tools of Xilinx ISE V14.5 WebPACK.

Several FPGA implementations of AES and lightweight block ciphers have been evaluated for performance comparison. These different models have been implemented either for optimization the area and power consumption, or maximize data throughput by other related research projects. In addition, the proposed hardware design has been evaluated against other several existing FPGA implementation, utilizing different algorithms, namely, Scalable Encryption Algorithm (SEA) (Mace et al., 2008), ICEBERG algorithm (Standaert et al., 2007) PRESNT algorithms (Sheiti et al., 2009). Our results, show high throughput, low power consumption and good efficiency with normal frequency speed as depicted in Table 2.

It is very important to note, that most AES implementations required a block RAM unit. While, our model design is working within one clock cycle and requires no block RAM unit. Furthermore, the proposed architecture is a concurrent design with acceptable number of slices; also with low power consumption.

There are different packages for each FPGA board with variety numbers of slices, LUT and input/output pin interface. This diversity makes the comparison even harder. Most AES implemented using Spartan family, whereas, SEA, ICEBERG and our design are implemented with Xilinx Virtex family. However, their execution performances have been with more than 10 clock cycle to produce output of the encryption cipher-texts.

PRINCE IP-core architecture has been designed to encrypt or decrypt the input data within one clock cycle, while having low latency and high speed. The investigations of PRINCE IP-CORE with Virtex-403 FPGA board indicates a high speed 31.765 MHz, throughput of 2.032 Gbps, low power consumption 0.165 and efficiency of 2.126 Mbps/slice.
CONCLUSION

This study presents the hardware and simulation of PRINCE algorithm on FPGA. The simulation and implementation includes VHDL code synthesis, mapping and simulation test suite. Meanwhile, the real-time hardware design evaluation platform consists of Micro-Blaze, PRINCE IP core and other IP cores. Concurrent design has been adopted to implement the PRINCE algorithm block cipher in FPGA to reduce clock cycle delay while to minimize FPGA area. The IP-Core hardware architecture has been designed to encrypt the 64 bit block cipher within one clock cycle.

This new PRINCE IP design that based on Virtex-403 FPGA platform produces 2.03 Gbps of throughput and consumes merely 0.165 W of power. It also has efficiency and latency of 2.126 Mbps and 31.48 ns, respectively. The design has produced promising results when compared to several other designs that its parallel architecture provides higher throughput, low power consumption and high efficiency. Notably, this low cost IP-Core PRINCE algorithm has the potential to be applied in a smart card and wireless devices.

ACKNOWLEDGMENT

This research is supported by Ministry of Education, Malaysia under Fundamental and Prototype Research Grant Scheme Phase 1/2013.

REFERENCES


