Research Article | OPEN ACCESS
An Improved Modified Carry Select towards Low Power Applications
1G.V. Arunraj and 2R.Varadharaj
1Research Scholar, Department of ECE, Bharath University
2Professor & Head, Department of ECE, Sri Lakshmiammal College of Engineering, Chennai, India
Research Journal of Applied Sciences, Engineering and Technology 2016 7:525-532
Received: January 25, 2016 | Accepted: June 25, 2016 | Published: October 05, 2016
Abstract
The present investigation aims at Design and implementation of the modules for Carry select adders benchmarking of the results by testing the efficiency of the modules/sub-modules development of improved methodologies for 16-bit carry select adder Comparison of the Gate Count of various Carry Select Adders. The implementation of 16-bit SQRT CSLA is done for all the 3 adders and its truth table and design is verified using the test-bench module. Test bench module includes simulating the designed circuitry for different kind of inputs and its output executable and waveform is verified. The implementation of each adder circuit is done according to its respective block diagram and verification is done based on module instantiation, propagation of each sub-module outputs based on hierarchy, carry propagation and selection from multiplexers outputs.
Keywords:
16-bit , circuit , carry select adder , input and output, module,
References
-
Kang, S. and Y. Leblebici, 2005. CMOS Digital Integrated Circuit Analysis and Design. 3rd Edn., McGraw-Hill, New York, NY, USA.
-
Navi, K., M.H. Moaiyeri, R.F. Mirzaee, O. Hashemipour and B.M. Nezhad, 2009. Two new low-power Full Adders based on majority-not gates. Microelectron. J., 40(1): 126-130.
-
Rabaey, J.M., A. Chandrakasan and B. Nikolic, 2002. Digital Integrated Circuits, a Design Perspective. Prentice Hall, Englewood Cliffs, NJ, USA.
-
Rawat, K., T. Darwish and M. Bayoumi, 2002. A low power and reduced area carry select adder. Proceeding of the 45th Midwest Symposium on Circuits and Systems (MWSCAS), pp: 1467-1470.
-
Somasekhar, D., 1999. Power and dynamic noise considerations in high-performance CMOS VLSI. Ph. D. Thesis, Purdue University.
-
Uyemura, J.P., 1999. CMOS Logic Circuit Design. Kluwer Academic, Boston.
PMCid:PMC1302531 Direct Link -
Wang, D., M.F. Yang, W. Cheng, X.G. Guan, Z.M. Zhu and Y.T. Yang, 2009. Novel low power full adder cells in 180nm CMOS technology. Proceeding of the 4th IEEE Conference on Industrial Electronics and Applications (ICIEA '09). China, pp: 430-433.
-
Weste, N.E. and K. Eshraghian, 1993. Principles of CMOS VLSI Design: A Systems Perspective. Addison-Wesley Pub. Co., Reading, Mass.
PMid:8468544
Competing interests
The authors have no competing interests.
Open Access Policy
This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.
Copyright
The authors have no competing interests.
|
|
|
ISSN (Online): 2040-7467
ISSN (Print): 2040-7459 |
|
Information |
|
|
|
Sales & Services |
|
|
|