Research Article | OPEN ACCESS
Design and Simulation of an 8-bit Educational Microprocessor Architecture using Very High Speed Integrated Circuit Hardware Description Language
Jihene Mallek
Electronic and Communications Group, LETI-Laboratory, National School of Engineers of Sfax, University of Sfax, Tunisia
Research Journal of Applied Sciences, Engineering and Technology 2018 1:31-39
Received: July 28, 2017 | Accepted: September 11, 2017 | Published: January 15, 2018
Abstract
The aim of this study is the design and simulation of a simple 8-bit microprocessor architecture dedicated for educational purposes, using Very High Speed Integrated Circuit Hardware Description Language (VHDL). In fact, the existing commercial microprocessors are provided as black box units, with which users are unable to monitor internal signals and operation process, neither can they modify the original structure. So they are unsuitable for education. In order to solve this problem, the present paper involves the design method of a simple microprocessor, from analysis to programming, passing by the choice and the wiring of the microprocessor components. Moreover, the processor contains a number of the basic modules. These modules are a sequencer, an Arithmetic Logic Unit (ALU) and registers, which are studied and designed. All of these units or modules are assembled together and communicate through an 8-bit data bus. The proposed educational microprocessor worked successfully since it was verified using VHDL simulation results.
Keywords:
Arithmetic logic unit, 8-bit data bus, educational microprocessor, hardware level, sequencer, VHDL,
References
- Ackovska, N. and S. Ristov, 2013. Hands-on improvements for efficient teaching computer science students about hardware. Proceeding of the IEEE Global Engineering Education Conference (EDUCON), Germany, pp: 295-302.
CrossRef
- Alaer, E., A. Tangel and M. Yakut, 2007. "MIB-16" FPGA based design and implementation of a 16-bit microprocessor for educational use. Proceeding of the 6th WSEAS International Conference on Circuits, Systems, Electronics, Control and Signal Processing. Cairo, Egypt, pp: 284-288.
-
Al-Haija, Q.A., H. Al-Amri, M. Al-Nashri and S. Al-Muhaisen, 2013. An engineering design of 4-bit special purpose microprogrammed processor. Proc. Comput. Sci., 21: 512-516.
- Chadha, A., D. Jyoti and M.G. Bhatia, 2011. Design and simulation of an 8-bit dedicated processor for calculating the sine and cosine of an angle using the CORDIC algorithm. Proceeding of the IEEE International Conference on Computational Intelligence and Computing Research (ICCIC), pp: 1-6.
- Daghooghi, T., 2013. Design and development MIPS processor based on a high performance and low power architecture on FPGA. Int. J. Mod. Educ. Comp. Sci., 5(5): 49-59.
CrossRef
- Gorgunoglu, S., M. Peker, B. Sen and A. Cavusoglu, 2012. An efficient Pseudo microprocessor for engineering education. Proc. Technol., 1: 36-43.
CrossRef
-
Goyal, S., 2014. 16 bit microprocessor -design and simulations in VHDL. Int. J. Innov. Res. Dev., 3(1): 153-156.
- Gupta, N., P. Gupta, H. Bajpai, R. Singh and S. Saxena, 2014. Analysis of 16 bit microprocessor architecture on FPGA using VHDL. Int. J. Adv. Res. Elect. Electr. Instrum. Eng., 3(4): 8979-8986.
- Hayne, R.J., 2011. An instructional processor design using VHDL and an FPGA. Proceeding of the American Society for Engineering Education Annual Conference and Exposition, Vancouver, BC.
- Hwang, E.O., 2004. Microprocessor Design Principles and Practices with VHDL. Ebook, Brooks-Cole. Retrieved from: https://docs.google.com/viewer?a=v&pid=sites&srcid=ZGVmYXVsdGRvbWFpbnxzaXRpb2ZwZ2F8Z3g6NzViNGU3MjM5Zjk5NTBmNw.
Direct Link
-
Kamble, S. and N.N. Mhala, 2012. VHDL implementation of 8-bit ALU. IOSR J. Electron. Commun. Eng., 1(1): 7-11.
CrossRef
-
Morimoto, T. and T. Tsutsumi, 2009. Development of instruction analysis tool for microprocessor design education. Proceeding of the 17th International Conference on Computers in Education, Hong Kong.
-
Presa, J.L.L. and E.P. Calle, 2011. MMP16 a 16-bit didactic micro-programmed micro-processor. Proceeding of the 3rdInternational Conference on Computer Research and Development (ICCRD), Shanghai, China.
- Singh, R.R., A. Tiwari, V.K. Singh and G.S. Tomar, 2011. VHDL environment for floating point arithmetic logic unit-ALU design and simulation. Proceeding of the IEEE International Conference on Communication Systems and Network Technologies (CSNT). Katra, Jammu, India.
CrossRef
- Tiejun, X. and L. Fang, 2008. 16-bit teaching microprocessor design and application. Proceeding of the IEEE International Symposium on IT in Medicine and Education. Xiamen, China.
-
Zhang, H., Z.Q. Wang, W. Liu and Z. Tan, 2012. The design of arithmetic logic unit based on ALM. Proc. Eng., 29: 1969-1973.
CrossRef
Competing interests
The authors have no competing interests.
Open Access Policy
This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.
Copyright
The authors have no competing interests.
|
|
![](http://www.maxwellsci.com/images/RJASET-maxw.jpg) |
ISSN (Online): 2040-7467
ISSN (Print): 2040-7459 |
![Submit Manuscript](../images/sub.jpg) |
Information |
|
|
|
Sales & Services |
|
|
|