Abstract

The Bidirectional Network on Chip (Bi-NoC) architecture is more efficient than the conventional architecture because in conventional architecture the unidirectional flow is used where as in Bi-NoC the two way data flow can be performed. The XY routing algorithm is used to perform the architecture. The Bi-NoC architecture allows each channel to transmit in all direction and increases the bandwidth, reduces the access latency and reduces power consumption. The pipelining architecture is used in this study instead of parallel architecture because this performs the reduction in size of the architecture with better result. Also it produces better transmission in the router with reduced traffic and also has less amount of access latency which enhances the performance through better resource utilization. In this proposed method the number of flip flops reduced by 35.9% and the access latency is reduced by 18.9% when compared to existing method.

Keywords:

Channel allocator, masked and unmasked arbiter, pipelining, virtual channel,

References

1. Akyildiz, I.F., X. Wang and W. Wang, 2005. Wireless mesh networks: A survey. Comput. Netw., 47(4): 445-487.
   CrossRef    
2. Bertsekas, D.P. and R.G. Gallager, 1992. Data Networks. 2nd Edn., Prentice Hall, Englewood Cliffs, New Jersey, ISBN: 0132009161.
   
3. Cho, M.H., M. Lis, M. Kinsy, K.S. Shim, T. Wen and S. Devadas, 2009. Oblivious routing in on-chip bandwidth-adaptive networks. Proceeding of 18th International Conference on Parallel Architectures and Compilation Techniques (PACT'09), pp: 181-190.
   CrossRef    
4. Ito, H., M. Kimura, K. Miyashita and T. Ishii, 2008. A bidirectional-and multi-drop-transmission-line interconnect for multipoint-to-multipoint on-chip communications. IEEE J. Solid-St. Circ., 43(4): 1020-1029.
   
5. Kim, K.H. and K.G. Shin, 2011. Self-reconfigurable wireless mesh networks. IEEE ACM T. Network., 19(2): 393-404.
   CrossRef    
6. Lan, Y.C., S.H. Lo, Y.C. Lin, Y.H. Hu and S.J. Chen, 2009. Binoc: A bidirectional noc architecture with dynamic self-reconfigurable channel. Proceeding of 3rd ACM/IEEE International Symposium on Networks-on-Chip (NoCS, 2009), pp: 266-275.
   CrossRef    
7. Matos, D., C. Concatto, M. Kreutz and F. Kastensmidt, 2011. Reconfigurable routers for low power and high performance. IEEE T. VLSI Syst., 19(11): 2045-2057.
   CrossRef    
8. Ni, L.M. and P.K. Mckinley, 1993. A survey of wormhole routing techniques in direct networks. J. Comput., 26(2): 62-76.
   CrossRef    
9. Ogras, U.Y. and R. Marculescu, 2010. Prediction-based flow control for network-on-chip traffic. Proceeding of 43rd ACM/IEEE Design Automation Conference, pp: 839-844.
   
10. Srinivasan, K., K.S. Chatha and G. Konjevod, 2006. Linear-programming-based techniques for synthesis of network-on-chip architectures. IEEE T. VLSI Syst., 14(4): 407-420.
    CrossRef    

Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.