Research Article | OPEN ACCESS
Incorporation of Wave Pipelined Techniques into Composite S-Box and AES Architectures
1M. Senthil Kumar and 2S. Rajalakshmi
1Department of ECE
2Department of CSE, SCSVMV University, Kanchipuram, Tamil Nadu, India
Research Journal of Applied Sciences, Engineering and Technology 2014 15:1719-1723
Received: July 18, 2014 | Accepted: September 13, 2014 | Published: October 15, 2014
Abstract
Advanced Encryption Standard is one of the most successful techniques used in various security applications. The AES technique is known to provide reliable security standards, which is why it is preferred over many other methods. The AES architecture consists of S-Box, Shift-Rows, Mix-Columns and Add Round key. Improving the S-Box structure using pipelining improves the speed of operations along with the security. The main aim of this research study is to design a modified composite S-Box for low area, power and high Speed with high security for application in AES process. In this study, we propose a WPT in S-Box also controlling the registers with a clock-gate structure, to further reduce the operational delay and obtain high security. The modified S-Box is then included in the AES architecture with an additional modification on the overall AES architecture by introducing the WPT in every round of AES operation. This is not only improves the speed of operation and also it provides high security compared to many existing techniques along with the area and power reduction. Simulations have been performed in the ModelSim6.3c and Synthesis is carried out using Xilinx10.1.
Keywords:
AES, , modified S-box, Wave Pipelined Technique (WPT) , xilinx,
References
-
Anbuselvi, M., S. Salivahanan and P. Saravanan, 2011. Analysis of wave-pipelined architecture of ara-LDPC codes. Int. J. Comput. Appl., 24(3): 43-47.
-
Anumol, M. and M. Sathyanarayana, 2013. Design of area optimized AES 128 algorithm using mix column transformation. Int. J. Innov. Res. Dev., 2(7).
-
Ganesh, E.S., R. Velayutham and D. Manimegalai, 2012. A secure software implementation of nonlinear AES S-Box with the enhancement of biometrics. Proceeding of International Conference on Computing, Electronics and Electrical Technologies (ICCEET, 2012), pp: 927-932.
-
Gnanambika, M., S. Adilakshmi and F. Noorbasha, 2013. AES-128 bit algorithm using fully pipelined architecture for secret communication. Int. J. Eng. Res. Appl. (IJERA), 3(2): 166-169.
-
Gurpreet, K. and M. Nishi, 2014. A comparative study of AES encryption decryption. Int. J. Sci. Res. (IJSR), 3(4), ISSN (Online): 2319-7064.
-
Hauckand, O. and S.A. Huss, 1998. Asynchronous wave pipelines for high throughput datapaths. Proceeding of IEEE International Conference on Electronics, Circuits and Systems. Lisboa, pp: 283-286.
-
Menakadevi, T. and M. Madheswaran, 2011. Design and analysis of hybrid wave pipelined phase accumulator for direct digital synthesizer. ARPN J. Eng. Appl. Sci., 6(11), ISSN: 1819-6608.
-
Raneesha, K., R. Vellody and R. Nandakumar, 2012. Hardware efficiency comparison of AES implementations. Proceeding of International Conference on Communication Systems and Network Technologies, pp: 869-873.
CrossRef
-
Wang, Y. and Y. Ha, 2013. FPGA-based 40.9-gbits/s masked AES with area optimization for storage area network. IEEE T. Circuits-II, 60(1): 36-40.
Competing interests
The authors have no competing interests.
Open Access Policy
This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.
Copyright
The authors have no competing interests.
|
|
![](http://www.maxwellsci.com/images/RJASET-maxw.jpg) |
ISSN (Online): 2040-7467
ISSN (Print): 2040-7459 |
![Submit Manuscript](../images/sub.jpg) |
Information |
|
|
|
Sales & Services |
|
|
|