Abstract

The aim of this study to provide possible criteria to consider the stability of Voltage Switched Charge-Pump Pump Phase Locked Loop (VSCP-PLL). Stability of the conventional CP-PLL architecture is often determined by Gardner's stability plane, when PLL system is locked and near the fixed point. In the latest work it has been shown that, this stability criterion is not conservative enough when considering initial condition far from the fixed point. However, Gardner's criterion is based on the PLL operating with a Current Switched Charge Pump (CSCP), which provides an ideal pump current during switching states. Nevertheless, a Voltage Switched Charge Pump (VSCP) is often used in many commercially available CP-PLL circuits (like 4046 family). The VSCP offers design simplicity but generates a peculiar effect related to the non-constant current flowing through the electrical load of Loop Filter (LF) w. r. t. operating point (average input voltage) of the Voltage Controlled Oscillator (VCO). This non-linearity may complicate the PLL characteristics making it difficult to analyze the stability of the system, since there is no any particular criterion developed to study the stability of a VSCP-PLL. In this study, a procedure is proposed for PLL designers to apply similar Gardner's stability criterion developed for the CSCPPLL to a VSCP-PLL. The stability simulations are performed using an efficient discrete time Event-Driven (ED) model. The stability condition is observed for the initial operating conditions far from the fixed point by simulating the transient domain of the VSCP-PLL in the Gardner’s plane considering symmetrical and asymmetrical pump current.

Keywords:

Event driven technique, linear modelling, stability, voltage switched charge pump PLL,

References

1. Ali, E., W. Rahajandraibe, F. Haddad, C. Hedayat and C. Hangmann, 2013. Simulative characterization of the stability for second order voltage switched CP-PLL. Proceeding of the IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS, 2013), pp: 153-156.
   
2. Ali, E. et al., 2015. Simulation and validation of arbitrary ordered voltage switched CPPLL using event-driven macromodeling. Proceeding of IEEE ISCAS, pp: 878-881.
   PMid:25752405    
3. Antao, B.A.A., F.M. El-Turky and R.H. Leonowich, 1996. Behavioral modeling phase-locked loops for mixed-mode simulation. Analog Integr. Circ. S., 10(1): 45-65.
   
4. Banerjee, D.K., 2006. PLL Performance, Simulation, and Design. 4th Edn., Dog Ear Publishing, Indianapolis, IN.
   
5. Best, R.E., 1984. Phase-Locked Loops: Design, Simulation, and Applications. McGraw-Hill, New York.
   
6. Cleon, P. et al., 2000. MM74HC4046 CMOS Phase Locked Loop. On Semiconductor, Publication order Number: AN1410/D, pp: 1-8.
   
7. Daniels, B. and R. Farrell, 2008. Rigorous stability criterion for digital phase locked loops. ISAST T. Electron. Signal Process., 3(02): 1-10.
   
8. Demir, A., E. Liu, A.L. Sangiovanni-Vincentelli and I. Vassiliou, 1994. Behavioral simulation techniques for phase/delay-locked systems. Proceeding of the IEEE Custom Integrated Circuits Conference, pp: 453-456.
   
9. Encinas, J.B., 1993. Phase Locked Loops. Chapman & Hall, London, Vol. 6. http://www.worldcat.org/title/phase-locked-loops/oclc/258305646.
   CrossRef    Direct Link
10. Gardner, F., 1980. Charge-pump phase-lock loops. IEEE T. Commun., 28(11): 1849-1858.
    
11. Gardner, F.M., 1979. Phase Lock Techniques. 1st Edn., Wiley.
    
12. Hangmann, C., C. Hedayat and U. Hilleringmann, 2014. Stability analysis of a charge pump phase-locked loop using autonomous difference equations. IEEE T. Circ. Syst. I, 61(9): 2569-2577.
    
13. Hedayat, C.D., A. Hachem, Y. Leduc and G. Benbassat, 1997. High-level modeling applied to the second order charge-pump PLL circuit. Texas Instrum. Technical J., 14: 99-108.
    
14. Hedayat, C.D., A. Hachem, Y. Leduc and G. Benbassat, 1999. Modeling and characterization of the 3rd order charge-pump PLL: A fully event-driven approach. Analog Integr. Circ. S., 19(1): 25-45.
    
15. Mansukhani, A., 2000. Phase lock loop stability analysis. Applied Microwave and Wireless, Technical feature, Motorolla.
    PMCid:PMC2175120    
16. Margaris, N. and V. Petridis, 1985. Voltage pump phase-locked loops. IEEE T. Ind. Electron., 32(1): 41-49.
    
17. Morgan, D.K., 2003. CD4046B phase-locked loop: A versatile building block for micropower digital and analog applications. Texas Instruments Incorporated, Application Report SCHA002A, pp: 1-24.
    
18. Paemel, M.V., 1994. Analysis of a charge-pump PLL: A new model. IEEE T. Commun., 42(7): 2490-2498.
    
19. Wiegand, C., C. Hangmann, C. Hedayat and U. Hilleringmann, 2011. Modeling and simulation of arbitrary ordered nonlinear charge-pump phase-locked loops. Proceeding of the Semiconductor Conference Dresden, pp: 1-4.
    

Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.