Abstract

In this study, the design of optimized Multiplication and Accumulation (MAC) unit with modified Vedic multiplier is presented. To design a MAC unit, efficient multiplier is used to increase speed and to reduce area and power. Conventional MAC is designed using without fault tolerant Vedic multiplier. But it consumes more area and power. And also less delay. So MAC unit is changed to design the efficient Vedic multiplier. Conventional MAC unit with regular Vedic multiplier is not working for some of the inputs condition. To overcome this fault, novel Vedic multiplier is proposed and designed using less half adder and Full Adder. Simulation is carried out using Modelsim 6.3c. Synthesis and Implementation is carried out using Xilinx and FPGA Spartan 3.

Keywords:

Fault tolerant multiplier , FPGA spartan 3 , MAC, vedic multiplier,

References

1. Bansal, Y., C. Madhu and P. Kaur, 2014. High speed Vedic multiplier designs-A review. Proceeding of 2014 Recent Advances in Engineering and Computational Sciences (RAECS), pp: 1-6.
   CrossRef    
2. Cieplucha, M., 2013. High performance FPGA-based implementation of a parallel multiplier-accumulator. Proceeding of 20th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), pp: 485-489.
   
3. Deepak, S. and B.J. Kailath, 2012. Optimized MAC unit design. Proceeding of IEEE International Conference on Electron Devices and Solid State Circuit (EDSSC, 2012), pp: 1-4.
   CrossRef    
4. Huddar, S.R., S.R. Rupanagudi, M. Kalpana and S. Mohan, 2013. Novel high speed Vedic mathematics multiplier using compressors. Proceeding of International on Multi-Conference Automation, Computing, Communication, Control and Compressed Sensing (iMac4s), pp: 465-469.
   
5. Itawadiya, A.K., R. Mahle, V. Patel and D. Kumar, 2013. Design a DSP operations using Vedic mathematics. Proceeding of International Conference on Communications and Signal Processing (ICCSP, 2013), pp: 897-902.
   CrossRef    
6. Jaina, D., K. Sethi and R. Panda, 2011. Vedic mathematics based multiply accumulate unit. Proceeding of International Conference on Computational Intelligence and Communication Networks (CICN, 2011), pp: 754-757.
   CrossRef    
7. Kunchigi, V., L. Kulkarni and S. Kulkarni, 2012. High speed and area efficient Vedic multiplier. Proceeding of International Conference on Devices, Circuits and Systems (ICDCS, 2012), pp: 360-364.
   CrossRef    
8. Shams, A.M., W.M. Badawy and M.A. Bayoumi, 1998. An enhanced low-power computational kernel for a pipelined multiplier-accumulator unit. Proceeding of the 10th International Conference on Microelectronics (ICM '98), pp: 33-36.
   CrossRef    
9. Shanthala, S., C.P. Raj and S.Y. Kulkarni, 2009. Design and VLSI implementation of pipelined multiply accumulate unit. Proceeding of 2nd International Conference on Emerging Trends in Engineering and Technology (ICETET, 2009), pp: 381-386.
   PMid:18523855    

Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.