|
Abstract
|
Article Information:
A Hybrid SET/MOS (7, 3) Counter Circuit Based on Threshold Logic Gates
Rongshan Wei, Jinfeng Chen, Shouchang Chen and Minghua He
Corresponding Author: Rongshan Wei
Submitted: 2011 November, 09
Accepted: 2011 December, 09
Published: 2012 April, 01 |
Abstract:
|
In this study, we present a threshold logic gate based implementation of a (7, 3) counter using Singleelectron
Transistor (SET) and Mtal-oxide-Semiconductor (MOS) transistor. The unique properties of the
SET/MOS hybrid circuit are exploited in the realization of power and area efficient threshold logic gates. It is
merely composed of three threshold logic gates and two inverters. The total device count is substantially
reduced to 13, i.e. 5 PMOS transistors, 5 NMOS transistors, and 3 SETs, while the conventional Boolean logic
gate based (7, 3) counter designed only by MOS transistors consumes nearly 194 devices. Moreover, the power
consumption of the proposed (7, 3) counter is only 6.92 nW. The correctness of the proposed circuit is verified
through HSPICE simulation. Simulation results show that the proposed (7, 3) counter is superior to the Boolean
logic gate based CMOS one in terms of circuit complexity and area efficiency. These features make the
proposed (7, 3) counter very attractive in the applications of multiplier circuits and other high density and high
performance digital circuits.
Key words: Counter, HSPICE simulation, hybrid SET/MOS circuit, threshold logic, , ,
|
|
Abstract
|
PDF
|
HTML |
|
Cite this Reference:
Rongshan Wei, Jinfeng Chen, Shouchang Chen and Minghua He, . A Hybrid SET/MOS (7, 3) Counter Circuit Based on Threshold Logic Gates. Research Journal of Applied Sciences, Engineering and Technology, (07): 802-806.
|
|
|
|
 |
ISSN (Online): 2040-7467
ISSN (Print): 2040-7459 |
 |
| Information |
|
|
|
|
| Sales & Services |
|
|
|
|
