Abstract

A novel implementation of Inter process communication in CDMA NOC is proposed. In this study, the orthogonality properties of a Walsh code are used to route data packets between the IP-Cores.The asynchronous circuit design with combinational logic (Gate level design) is used for transmission and receiving circuits, along with ip-cores and reduces the processing time and resource utilization. The use of asynchronous pipelined core design process increases the operating frequency as well. The data transfers over IP-Core based interconnect is implemented on gate level. The latency and throughput values are obtained for variable payload size. The performance of asynchronous and synchronous communication are measured and analyzed.

Keywords:

Asynchronous and synchronous communication, CDMA NOC NoC, inter-process communication, walsh codes,

References

1. Ankur, A., I. Cyril and S. Ravi, 2009. Survey of Network on Chip (NoC) architectures and contributions. J. Eng. Comput. Architect., 3: 1-5.
   
2. Bell, R.H. Jr., C.Y. Kang, L. John and E.E. Swartzlander Jr., 2001. CDMA as a multiprocessor interconnect strategy. Proceeding of the Record of the 35th Asilomar Conference on Signals, Systems and Computers, November, 2: 1246-1250.
   CrossRef    
3. Benini, L. and G. De Micheli, 2004. Networks on Chips: A New Paradigm for Component based MPSoC Design. In: Jerraya, A.A. and W. Wolf (Eds.), Multiprocessor Systems-on-chips. Morgan Kaufmann, San Francisco, pp: 187-222.
   CrossRef    
4. Dally, W. and B. Towles, 2001. Route packets, not wires: On-chip interconnection networks. Proceeding of the 38th Design Automation Conference, pp: 684-689.
   CrossRef    
5. Jongsun, K., V. Ingrid and F.C. Mau-Chung, 2007. Design of an interconnect architecture and signaling technology for parallelism in communication. IEEE T. VLSI Syst., 15(8).
   
6. Kim, J., L. Bo-Cheng, M.C.F. Chang and I. Verbauwhede, 2008. A cost-effective latency-aware memory bus for symmetric multiprocessor systems. IEEE T. Comput., 57(12): 1714-1719.
   CrossRef    
7. Lahiri, K., S. Dey and A. Raghunathan, 2005. Design of Communication Architectures for High-Performance and Energy-Efficient Systems-on-chip. In: Jerraya, A.A. and W. Wolf (Eds.), Multiprocessor Systems on-chips. Elsevier, Amsterdam, pp: 187-222.
   CrossRef    
8. Lai, B.C., P. Schaumont and I. Verbauwhede, 2004. CT-bus: A heterogeneous CDMA/TDMA bus for future SOC. Proceeding of the 38th Annual Asilomar Conference on Signals, Systems and Computers, 2: 1868 -1872.
   CrossRef    
9. Pande, P.P., C. Grecu, A. Ivanov and R. Saleh, 2003. Design of switch for network on chip applications. Proceeding of the International Symposium on Circuits and Systems, May 2003, pp: 217-220.
   CrossRef    
10. Shandhag, N., 2004. Reliable and efficient system-on-chip design. IEEE T. Comput., 37(3): 42-50.
    
11. Xin, W., A. Tapani and N. Jari, 2007. Applying CDMA technique to network-on-chip. IEEE T. VLSI Syst., 15(10).
    

Competing interests

The authors have no competing interests.

Open Access Policy

This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Copyright

The authors have no competing interests.