Research Article | OPEN ACCESS
Low Power 256-bit Modified Carry Select Adder
P. Ramani, G. Priya, Murala Chandana, T. Sharmila, Seeram Tejaswi and M. Manjushri
Department of ECE, SRM University, Chennai, India
Research Journal of Applied Sciences, Engineering and Technology 2014 10:1212-1216
Received: March ‎29, ‎2014 | Accepted: July ‎01, ‎2014 | Published: September 15, 2014
Abstract
Carry Select Adder (CSLA) is one of the high speed adders used in many computational systems to perform fast arithmetic operations. When compared to earlier Ripple Carry Adder and Carry Look Ahead Adder, Regular CSLA (R-CSLA) is observed to provide optimized results in terms of area. This study proposes an efficient method which replaces the RCA using BEC. The modified CSLA architecture has been developed using gate-level modification to significantly reduce the delay and power of the CSLA. Based on this modification 8-, 16-, 32-, 64- and 128-bit Square-Root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. The proposed design for 256-bit has reduced power and delay as compared with the regular SQRT CSLA. Designs were developed using structural Verilog module and synthesized using Xilinx ISE simulator and the implementation is done in cadence RTL compiler using 0.18 μm technology. For 256-bit addition in this study, it is proposed to simple gate level modification which significantly reduces the power by 19.4% when compared with R-CSLA. The result analysis shows that the proposed architecture achieves two folded advantages in terms of delay and power.
Keywords:
BEC , cadence , CSLA,
References
-
Edison, A.J. and C.S. Manikandababu, 2012. An efficient CSLA architecture for VLSI hardware implementation. IJMIE, 2(5), ISSN: 2249-0558.
-
Mitra, P. and D. Dutta, 2012. Low power high speed SQRT carry select adder. IOSR J. VLSI Signal. Proc. (IOSR-JVSP), 1: 46-51.
CrossRef -
Nair, V.V., 2013. Modified low power and area efficient carry select adder using D-latch. Int. J. Eng. Sci. Innov. Technol., 2(4), ISSN: 2319-5967.
-
Pandey, S.S., A. Bakshi and V. Sharma, 2013. 128 bit low power and area efficient carry select adder. Int. J. Comput. Appl., 69(6): 29-33.
-
Ramkumar, B. and H.M. Kittur, 2012. Low-power and area-efficient carry select adder. IEEE T. VLSI Syst., 20(2): 371-375.
CrossRef -
Subha, R. and G. Durga, 2013. Design of Digital filter using low power and area efficient SQRT CSLA. IJCA Proceedings on National Conference on VLSI and Embedded Systems (NCVES), 1: 14-17.
Competing interests
The authors have no competing interests.
Open Access Policy
This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.
Copyright
The authors have no competing interests.
|
|
![](http://www.maxwellsci.com/images/RJASET-maxw.jpg) |
ISSN (Online): 2040-7467
ISSN (Print): 2040-7459 |
![Submit Manuscript](../images/sub.jpg) |
Information |
|
|
|
Sales & Services |
|
|
|